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Abstract 
This paper shows the analysis and implementation of a hybrid DC–DC power converter. The proposed 
topology consists of a series linear voltage regulator in parallel with a switching step-down converter. 
This topology can provide small ripple at the output voltage, fast responses for load variations and 
high efficiency for high load current conditions. In the hybrid structures there is not a classical 
feedback loop as in DC-DC converters, but they are feedback systems too. Therefore, their small-
signal analysis is important to assure stability of the implemented power supply system. From the 
analysis proposed we deduce the critical components that induce instability to the converter and how 
to improve the final design. 
I.- Introduction 
Series linear regulators have been structures widely used in power supply systems in applications of 
low or moderate currents and consume [1, 2, 3]. This kind of voltage regulators has several advantages 
that lead their use. However, in spite of these advantages, linear regulators present some serious 
drawbacks. For example, the efficiency of these structures hardly exceeds the 50% and the series–pass 
transistor has to hold up all the current demanded by the load. Thus, this component has to be 
dimensioned (both electrically and thermically) to dissipate an important quantity of energy, 
increasing the price, volume and weight in the supply system. 
 
The drawbacks above presented are actually improved with the DC-DC switching converters [4, 5, 6]. 
The efficiency of these converters, in spite of not arriving at the 100% due to the omnipresent circuit 
losses, is near to this optimal value. But the design and implementation of this sort of converters is a 
more complex process than in linear regulators, especially their control loops when both line and load 
regulations are desired. In addition, the intrinsic switched nature of these converters leads to produce 
significant ripples in the output voltage and an increment of the EMIs in neighboring electronic 
systems. 
 
In this article, a linear–switching hybrid converter (or linear-assisted converter) is implemented and 
modeled. These structures make good use of the advantages from previous alternatives (linear 
regulators and switching converters). Some of the aforementioned drawbacks are minimized as, for 
instance, the low efficiency and the high power dissipation in linear regulators, or the complexity in 
the design of the control for switching converters. Nevertheless, these structures have an intrinsic 
control loop. This loop maintains a constant output voltage and determinates the duty ratio of the 
switching converter, and could induce instabilities. The stability of the system depends on the values 
of the circuit components and the values of the load, in a similar way as linear regulators. Therefore, a 
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stability analysis is mandatory in order to obtain design guidelines for this kind of DC–DC converters 
and assure its stability. 
 
Figure 1 shows the simplest configuration. The voltage linear regulator guarantees the output voltage 
and the analog comparator (CMP1) controls the conduction or cut of the transistor Q1, and fixes the 
switching frequency. Note that the objective of the switching converter is to provide the excess of 
current that the linear regulator does not supply, as equation (1) indicates. 
 
( ) ( )out reg LI i t i t= +       (1) 
 
In a first approximation just do not consider hysteresis in the comparator CMP1. The sense of the 
linear current (ireg) is done by means of Rlim (shunt resistor). We can establish a boundary current value 
for the linear converter as (2). 
 
limR
V
I ref=γ     (2) 
 
When ireg tends to increase Iγ the Q1 switch is ON, and when ireg tends to decrease Iγ the switch Q1 is 
OFF. The current Iout is a constant value, and iL increases or decreases in linear form. Consequently, 
the current sharing holds equation (1) as we can see in the waveforms in figure 2. 
 
Fig. 1: Basic structure of a self–switched hybrid regulator. 
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Fig. 2: Currents through the load resistor (Iout), inductance L1 (iL) and linear regulator (ireg) in the 
steady-state. 
 
In practical implementation of the converter, the current Iγ should be the minimum and necessary 
value in order to make the linear regulator work properly, without penalizing its good regulation 
characteristics, and keep its losses bounded. In addition, the comparator CMP1 must include a 
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hysteresis to limit the maximum value of the switching frequency and, thus, the switching losses of the 
converter. The switching frequency of the converter is given by: 
 
lim 1 2
1 1
1 outS out
sat in
VR R Rf V
L RV V
⎛ ⎞+= −⎜ ⎟⎝ ⎠
      (3) 
 
being Vsat the positive saturation voltage at the output of the comparator, close to VCC. The resistors R1 
and R2 of the Schmitt trigger establish the upper and lower switching threshold levels of the 
comparator. 
II.- Implementation of the Hybrid Converter 
Figure 3 shows the practical implementation of the self–switched hybrid converter. The reference D2 
fixes the voltage Vref that limits the maximum current through the linear regulator. The linear block is 
implemented with OA2, Q2, and resistors R5 and R6. The precision voltage reference D3 (or zener 
diode) determines the output voltage of the whole circuit. The current Iγ has been adjusted in this case, 
according to expression (2), to 50 mA. 
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Fig. 3: Schematic of the hybrid converter prototype used to validate the proposed structure. 
 
Figure 4 shows the simulation of a transient of the converter with Vin=E=10 V. It is observed the 
response of the system to an input voltage step from 10 V to 13 V in time instant t=20 µs, and a step 
change of the load resistor of the 50%, from 10 Ω to 5 Ω in t=40 µs. As we can see, the converter 
presents an excellent response. 
 
Figure 5 shows the experimental waveforms of the output voltage Vout (channel 1) and the cathode 
voltage of the diode D1 (channel 2) for the hybrid regulator with VZ=3.3 V and an output current equal 
to 1 A. 
 
Figure 6 shows the efficiency achieved in the hybrid regulator as a function of the load current, with a 
margin from 0 A to 5 A. Measures have been done for a threshold current Iγ through the linear 
regulator of 50 mA. In a wide margin of load conditions, the efficiency swells the 85% and is 
independent of the output current. In case of light load the efficiency decrease and tend to 
conventional linear regulator efficiency. 
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Fig. 4: Transient response of the hybrid converter to input voltage and load perturbations. 
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Fig. 5: Experimental waveforms of output voltage Vout (channel 1) and cathode voltage of the diode D1 
(channel 2). Channel 1: 0,5 V/div. Channel 2: 1 V/div. TB: 1 µs/div. 
III.- Small signal analysis of the Hybrid Converter 
Linear–assisted converters, as we can see in figures 1 and 3, do not include the classical output 
capacitor. The linear regulator included in the hybrid converter guarantees the output voltage value 
and a free ripple waveform. But it is interesting to consider the effect of an output capacitor in the 
converter. This component can be added in order to eliminate possible transitory peaks in the output 
voltage, or must be considered when load nature is capacitive.  
 
The presence of an output capacitor or parasitic capacitance load can induces a trend to instability in 
the converter. This instability is reflected as a considerable increment of the output–voltage ripple 
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around the desired average output voltage and large fluctuations of the duty cycle of the switched 
converter. The switching frequency experiments large variations respect to the null output capacitance 
case and the frequency value not correspond to equation (3). In addition, the current ireg of the linear 
converter increases and the efficiency of the hybrid converter drops significantly.  
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Fig. 6: Efficiency of the experimental hybrid converter versus the load current. 
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Fig. 7: Transient response of the linear–assisted converter with an output capacitance CL=100 nF. 
 
Authorized licensed use limited to: UNIVERSITAT POLITECNICA DE CATALUNYA. Downloaded on July 26,2010 at 14:44:21 UTC from IEEE Xplore.  Restrictions apply. 
Figure 7 shows the transient response of the linear–assisted converter in the same conditions that 
figure 4 but with an output capacitance CL=100 nF and an equivalent series resistance (ESR) equal to 
10 mΩ. Note that the inclusion of this CL network makes different the current sharing considered in 
expression (1) and the ideal current waveforms presented in figure 2.  
 
Therefore, the CL has to be an agreement value. This value must be high enough to help to cancel 
perturbations but guaranteeing stability in the supply system. The experimentation in the prototype 
determines that together with the output capacitance some others parameters affect the stability of the 
converter. The most important components are the equivalent series resistance of the output 
capacitance CL, the load resistor RL and the inductor L1. 
 
All these points make necessary to analyze the converter in order to obtain design approaches that 
guarantee its stability. The model considered of the linear–assisted DC–DC converter is presented in 
figure 8.  
 
Fig. 8: Proposed model of the hybrid converter. 
 
For the operational amplifier its low–pass response is considered in block H1, with a differential gain 
(Ad) and a dominant pole (ωo), and its output resistance (roa). For BJT transistor (working in its linear 
zone) the base–emitter dynamic resistance (rπ) and a current gain (β) are considered. Thus the block 
H2 contains only the association of resistors roa and rπ . The rπ value is calculated as usual from 
equation (4): 
 
be T
b Cq
dv vr
di Iπ
β
λ= =       (4) 
 
The kd block makes sense of collector current in order to obtain the conducting ratio of switching 
transistor. Its value is given by equation (5). 
 
,max
1
d
c c
dk
i i
∆= =∆       (5) 
 
The inductor small signal voltage is vi and defined as usual as: 
 
( )i ov d E e D v= ⋅ + ⋅ −       (6) 
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The inductor current (is) is obtained thanks to the voltage vi and the block H3, which models the 
inductor and its series resistance. Finally, with output current (io) and block H4, the output voltage (vo) 
is obtained. In the block H4 the load resistance and output capacitor with its ESR is modeled. 
 
In figure 9 the flow graph of the modeled linear–assisted converter is presented. 
 
Fig. 9: Flow graph of the modeled linear–assisted converter. 
 
Applying the Mason rule we obtain the transfer function given by: 
 
( )( )
( )
o
ref
v sG s
v s
=       (7) 
 
In Table I the Maple® code is presented in order to obtain the transfer function of equation (7). The 
result is simulated with Matlab® to obtain the poles-zeros map of the system (pzmap function). The 
used simulation values are close to the experimental values of the implemented prototype (Table II). 
 
From the transfer function (7), and applying the Routh–Hurwitz criterion, it is possible obtain a design 
equation for the linear–assisted converter that determines its stability as a function of the circuit 
components. The denominator of the transfer function is a 3rd order polynomial in the form  
 
a3s3+a2s2+a1s+a0      (8) 
 
The coefficients a0, a1, a2 and a3 of equation (8) consist of a considerable number of terms. The system 
will be stable if the condition (9) is satisfied, which involves that all the coefficients of the 
characteristic equation are positives. 
 
a1 a2 > a3 a0      (9) 
 
Removing from the inequality (9) the negligible terms, reorganizing only the most important terms in 
the expression and isolating the capacitance CL, it results: 
 
( )( )
( )
1L d oa d oa oa
L
oa oa d L d oa
R r r k E A L
C
A k R E r r
β ω
ω
+ + +< +      (10) 
 
For the design values considered in the prototype converter, the equation (10) can be simplified to 
equation (11) 
 
ERk
LC
Ld
L
12<       (11) 
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because  β RL ≈ rd+roa  and  kd E << Aoa ωoa L1.  
 
As experimental studies predicts, there are a strong influence in the stability of the converter with the 
inductor L1, the load RL , and the input voltage E and the sense of the linear current ireg by means of kd 
parameter. From equation (10) the critical value of CL for the experimental components of the 
converter is 1µF. 
 
Table I: The Maple® code used to obtain 
the transfer function given in equation (6) 
 Table II: Simulation values 
used in the obtained model 
Parameter Value restart; 
H1:=Aoa/(1+s/woa); 
H2:=1/(roa+rd); 
H3:=1/(rl+s*L); 
H4:=R*(1/C/s+rc)/(R+1/C/s+rc); 
P1:=H1*H2*beta*kd*E*H3*H4; 
A1:=1; 
P2:=H1*H2*beta*H4; 
A2:=1; 
L1:=-H3*H4; 
L2:=-H2*beta*kd*E*H3*H4; 
L3:=-H2*beta*H4; 
L4:=-H1*H2*beta*kd*E*H3*H4; 
L5:=-H1*H2*beta*H4; 
g:=(P1*A1+P2*A2)/(1-L1+L2+L3+L4+L5)); 
g1:=simplify(g); 
g2:=sort(g1,s); 
 
Aoa 
ωoa 
roa 
E 
RL 
L1 
vT 
λ 
Icq=Iγ 
β 
rd 
kd 
 
2·105 V/V 
2·π·10 rad/s 
100 Ω 
12 V 
2 Ω 
100 µH 
25 mV 
1 
50 mA 
100 
(β·vt)/(λ·Icq) 
1/100·10–3 
 
IV.- Simulation and Experimental Results  
From the model proposed in previous section, some interesting simulations have been carried out in 
order to determine the stability of the system as a function of different circuit parameters.  
 
Figure 10 presents the root locus diagram of the transfer function (7). The figure shows three set of 
curves for different values of the capacitor ESR (1 mΩ, 10 mΩ and 100 mΩ). In the three plots, the 
capacitor values goes from CL=100 nF to CL=104 µF. Note that when the ESR has a low value, the 
system tends easily to the instability when the capacitance value is higher than 1 µF. On the other 
hand, when the capacitor ESR is relatively high, the stability of the system is assured, even when 
output capacitance is high. 
 
 
Fig. 10: Root locus diagram for different values of capacitor ESR and output capacitance CL. 
CL=100 nF 
CL=10 mF 
ESR=100 mΩ ESR=10 mΩ       ESR=1 mΩ 
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Figure 11 shows again a root locus diagram of transfer function (7) for three different values of the 
inductor L1 (200 µH, 100 µH and 50 µH). As previous figure, the three plots show the results for the 
capacitor values from 100 nF to 10000 µF. When inductance L1 has a small value, the converter tends 
to instability for small values of output capacitance. 
 
 
Fig. 11: Root locus diagram for different values of the inductor L1 and output capacitance CL. 
 
Finally, figure 12 presents a root locus diagram of transfer function (7) for three different values of the 
load RL (0.2 Ω, 2 Ω and 20 Ω). As previous figures, the capacitor values goes from 100 nF to 10 mF. 
Note that when the load resistor has a high value, the system tends to instability when the capacitance 
value increases. 
 
 
Fig. 12: Root locus diagram for different values of the load resistor RL and output capacitance CL. 
 
Varying different circuit parameters, other set of plots can be obtained in the same way that the 
obtained in previous figures. However, the aforementioned parameters (CL, capacitor ESR, L1 and load 
resistance) are the four more important that determine the stability of the linear–assisted converter. 
Other parameters as, for instance, the inductor series resistance, the open loop gain of the op–amp, or 
the output resistance of the op–amp have an effect on the dynamics of the converter but actually do not 
lead the converter to the instability. 
 
For the considered values given in Table II, the limit capacitor that assures the stability of the 
converter is equal to 1 µF. This value coincides with the experimental results obtained experimentally 
in the laboratory. 
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V.- Conclusions 
In this article, the implementation and subsequent modeling of a linear–assisted converter has been 
shown. The proposed converter is composed by a switching–linear hybrid structure. The system has a 
control loop to maintain a constant output voltage. This closed loop can induce instabilities as a 
function of the values of the circuit components and the load (in a similar way that linear regulators). 
Therefore, a stability study is mandatory in order to obtain design guidelines for this kind of DC–DC 
converters and assure the stability of the implemented power supply system. From the analysis we can 
establish criterion for selection of components and load conditions for the converter. The analysis 
makes evident that CL, capacitor ESR, inductance L1 and load resistance are the most influential 
circuital parameters on the stability of the hybrid converter. In addition, we remark the importance of 
the capacitor ESR value and nature of the load. 
VI.- References 
[1] R. J. Widlar: New Developments in IC Voltage Regulators. IEEE Journal of Solid–State Circuits, vol. SC–6 
(nº 1): pp. 2–7, February, 1971. 
[2] R. K. Dokania, and G. A. Rincón–Mora: Cancellation of Load Regulation in Low Drop–Out Regulators. 
Electronic Letters, vol. 38 (nº 22): pp. 1300–1302, 24th October, 2002. 
[3] V. Grupta, G. A. Rincón–Mora, and P. Raha: Analysis and Design of Monolithic, High PSR, Linear 
Regulator for SoC Applications. Proceedings of the IEEE International SoC Conference: pp. 311–315, 2004. 
[4] R. W. Erickson and D. Maksimovic: Fundamentals of Power Electronics. 2nd edition, Ed. Kluwer Academic 
Publishers, 2001.  
[5] J. G. Kassakian, M. F. Schlecht, and G. C. Verghese: Principles of Power Electronics. Ed. Addison–Wesley, 
1991. 
[6] N. Mohan, T. M. Underland, and W. P. Robbins: Power Electronics: Converters, Applications and Design. 
Ed. John Wiley & Sons, 1989. 
[7] X. Zhou, P. L. Wong, P. Xu, F. C. Lee, and A. Q. Huang: Investigation of Candidate VRM Topologies for 
Future Microprocessors. IEEE Transactions on Power Electronics, vol. 15 (nº 6): pp. 1172–1182, November 
2000.  
[8] B. Arbetter and D. Maksimovic: DC–DC Converter with Fast Transient Response and High Efficiency for 
Low–Voltage Microprocessor Loads. IEEE Applied Power Electronics Conference, pp. 156-162. 1998. 
[9] G. Villar, E. Alarcón, F. Guinjoan, and A. Poveda: Efficiency–Oriented Switching Frequency Tuning for a 
Buck Switching Power Converter. IEEE International Symposium on Circuits and Systems (ISCAS’05): 2005. 
 
 
 
Authorized licensed use limited to: UNIVERSITAT POLITECNICA DE CATALUNYA. Downloaded on July 26,2010 at 14:44:21 UTC from IEEE Xplore.  Restrictions apply. 
